


1/25

FIG.1



2/25

FIG.2A





FIG.2B



3/25

FIG.3






FIG. 4




5/25

FIG.5




6/25

FIG. 6




7/25

FIG. 7



8/25


FIG.8






9/25

FIG.9




10/25

FIG.10



11/25

FIG.11



12/25

FIG.12




FIG.13A




FIG.13B

tl (TRANSACTION LABEL)






FIG.14



RAM (PACKET STORAGE MEANS)


15/25

FIG.15



16/25

FIG.16





17/25

FIG.17A

FIRST MODE




FIG.17B

SECOND MODE




FIG.17C

THIRD MODE






FIG.17D

FOURTH MODE



18/25

FIG.18



19/25

FIG.19




FIG.20A




FIG.20B




FIG.21

TAG(DTAG)	MEANING
0001	FW-SOP
0010	FW-HDR
0011	FW-FTR
0100	FW-ORB
0101	FW-STRM
1001	HW-SOP
1010	HW-HDR
1011	HW-FTR
1100	HW-ORB
1101	HW-STRM


FW ..... FIRMWARE  
 HW ..... HARDWARE  
 SOP ..... START OF PACKET  
 (INITIAL QUADLET OF RECEIVED PACKET)  
 HDR ..... HEADER OTHER THAN SOP  
 FTR ..... ACK TRANSMISSION  
 ORB ..... ORB (DATA)  
 STRM ..... STREAM (DATA)

FIG. 22

The diagram illustrates a buffer manager system with the following components and connections:

- DMAC (FOR PF) 54:** Contains an **ACCESS REQUEST GENERATION 332** and an **ADDRESS GENERATION 334** block. It receives **RREQ** and **RACK** signals and outputs **RADR** and **STRMEMPTY**.
- RAM AREA MANAGEMENT 300:** Includes a **RECEPTION HEADER AREA MANAGEMENT 302**, a **RECEPTION ORB AREA MANAGEMENT 304**, and a **RECEPTION STREAM AREA MANAGEMENT 306**. It receives **STRMEMPTY** and **STRMFULL** signals and outputs **HDRFULL** and **ORBFULL**.
- ACCESS REQUEST GENERATION 192:** Receives **WREQ** and **WACK** signals and outputs **WADR** and **STRMFULL**.
- ACCESS REQUEST EXECUTION 190:** Receives **WADR** and **STRMFULL** signals and outputs **WREQ** and **WACK**.
- ADDRESS GENERATION 188:** Receives **WADR** and **STRMFULL** signals and outputs **WREQ** and **WACK**.
- POINTER UPDATE 184:** Receives **WADR** and **STRMFULL** signals and outputs **WREQ** and **WACK**.
- TAG DETERMINATION 182:** Receives **WADR** and **STRMFULL** signals and outputs **WREQ** and **WACK**.
- PACKET DIVISION 180:** Receives **WADR** and **STRMFULL** signals and outputs **WREQ** and **WACK**.
- DMA (FOR RF) 44:** Receives **WADR** and **STRMFULL** signals and outputs **WREQ** and **WACK**.
- REGISTER 320:** Contains a **PROCESSED STREAM POINTER REGISTER 324** and a **PROCESSED ORB POINTER REGISTER 322**. It receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- START/END ADDRESS REGISTER 326:** Receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- RECEIVED HEADER POINTER REGISTER 310:** Receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- BUS RESET HEADER POINTER REGISTER 312:** Receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- RECEIVED ORB POINTER REGISTER 314:** Receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- BUS RESET ORB POINTER REGISTER 316:** Receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- RECEIVED STREAM POINTER REGISTER 318:** Receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- REGISTER 46:** Contains a **PROCESSED ORB POINTER REGISTER 322** and a **PROCESSED STREAM POINTER REGISTER 324**. It receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- START/END ADDRESS REGISTER 326:** Receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- RECEIVED HEADER POINTER REGISTER 310:** Receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- BUS RESET HEADER POINTER REGISTER 312:** Receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- RECEIVED ORB POINTER REGISTER 314:** Receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- BUS RESET ORB POINTER REGISTER 316:** Receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.
- RECEIVED STREAM POINTER REGISTER 318:** Receives **STRMEMPTY** and **STRMFULL** signals and outputs **STRMEMPTY** and **STRMFULL**.

FIG.23



24/25

FIG.24A




FIG.24B





FIG.24C





25/25

FIG.25A




FIG.25B




FIG.25C

